Evaluation Procedures for Wafer Bonding and Thinning of Interconnect Test Structures for 3D ICs
نویسندگان
چکیده
Electrical and mechanical impacts of wafer bonding and thinning processes required for threedimensional (3D) IC fabrication have been evaluated with interconnect structures. In addition to the bonding and thinning required for a two-level 3D IC stack, an additional bonding and thinning process is used along with dielectric glue ashing to expose the previously tested interconnect structures. This procedure permits evaluation of bonding and thinning integrity without inter-wafer interconnect processing. Promising results on wafers with oxide interlevel dielectric (ILD) have been obtained, while some damages observed with the porous low-k ILD.
منابع مشابه
3-D ICs: Performance Analysis, and Technology
Interconnect delays are increasingly dominating IC performance due to increases in chip size and reduction in the minimum feature size [1]. In spite of new materials like Cu and a low-k dielectric interconnect delay is expected to be substantial below 130 nm technology node, thereby severely limiting chip performance [2]. Therefore, the need exists for alternative technologies to overcome this ...
متن کاملThe RESEARCH LABORATORY of ELECTRONICS
Recent developments in semiconductor processing technology has enabled the fabrication of a single integrated circuit (IC) with multiple device-interconnect layers or wafers stacked on each other. This approach is commonly referred to as the 3D integration of ICs. Although there has been significant research on the impact of 3D integration on chip size, interconnect delay, and overall system pe...
متن کاملTest-Architecture Optimization for 3D Stacked ICs
TSV-based 3D-SICs significantly impact core-based systemon-chip (SOC) design. Testing of core-based dies in 3D-SICs introduces new challenges [1], [2]. In order to test the dies in a stack, the embedded cores, and the TSVs, a test access mechanism (TAM) must be included on the die to transport test data to the cores, and a 3D TAM is needed to transfer test data to the die from the stack input/o...
متن کاملAdvanced Wafer Thinning Technology and Feasibility Test for 3D Integration
Introduction The semiconductor industry is now facing a major turning point in how to realize the next generation of large-scale integration. Recently 3D integration (3DI) using through-silicon via (TSV) has widely studied and wafer thinning has been considered to be a promising technology for enhancing system performance instead of conventional two-dimensional (2D) scaling due to technical and...
متن کاملDevelopment of Vertically Integrated Circuits for ILC Vertex Detectors
We report on studies of vertically interconnected electronics (3D) performed by the Fermilab pixel group over the past two years. These studies include exploration of interconnect technology, backside thinning and laser annealing, the production of the first 3D chip for particle physics, the VIP, and plans for a commercial two-tier 3D fabrication run. Studies of Direct bond Interconnect (DBI) o...
متن کامل